Non-Linear Capacitance of Si SJ MOSFETs in Resonant Zero Voltage Switching Applications by Escudero, Manuel et al.
Received May 31, 2020, accepted June 20, 2020, date of current version July 2, 2020.
Digital Object Identifier 10.1109/ACCESS.2020.3004440
Non-Linear Capacitance of Si SJ MOSFETs in
Resonant Zero Voltage Switching Applications
MANUEL ESCUDERO 1, MATTEO-ALESSANDRO KUTSCHAK1, NICO FONTANA1,
NOEL RODRIGUEZ 2, AND DIEGO PEDRO MORALES 2
1Infineon Technologies Austria AG, 9500 Villach, Austria
2Department of Electronics and Computer Technology, University of Granada, 18071 Granada, Spain
Corresponding author: Manuel Escudero (manuel.escuderorodriguez@infineon.com)
ABSTRACT The parasitic capacitances of modern Si SJ MOSFETs are characterized by their non-linearity.
At high voltages the total stored energy Eoss(VDC) in the output capacitance Coss(v) differs substantially
from the energy in an equivalent linear capacitor Coss(tr) storing the same amount of charge. That difference
requires the definition of an additional equivalent linear capacitor Coss(er) storing the same amount of energy
at a specific voltage. However, the parasitic capacitances of current SiC and GaN devices have a more
linear distribution of charge along the voltage. Moreover, the equivalent Coss(tr) and Coss(er) of SiC and GaN
devices are smaller than the ones of a Si device with a similar Rds,on. In this work, the impact of the non-
linear distribution of charge in the performance and the design of resonant ZVS converters is analyzed.
A Si SJ device is compared to a SiC device of equivalent Coss(tr), and to a GaN device of equivalent Coss(er),
in single device topologies and half-bridge based topologies, in full ZVS and in partial or full hard-switching.
A prototype of 3300 W resonant LLC DCDC converter, with nominal 400 V input to 52 V output, was
designed and built to demonstrate the validity of the analysis.
INDEX TERMS Hard-switching, non-linear capacitance, resonant converter, wide band gap, zero voltage
switching.
NOMENCLATURE
Cds Drain to source capacitance.
Cgd Gate to drain capacitance.
Cgs Gate to source capacitance.
Ciss Input capacitance. Cgs plus Cgd.
Coss,1 Output capacitance of the device turning-on in a
half-bridge.
Coss,2 Output capacitance of the device turning-off in a
half-bridge.
Coss(er) Effective output capacitance, energy related.
Coss(tr) Effective output capacitance, time related.
Coss Output capacitance. Cds plus Cgd.
Eind Energy stored in the series inductor.
Eind,1 Required stored energy in single device
topologies.
Eind,2 Required stored energy in single device
topologies starting at higher voltage than VDC.
Eind,3 Required stored energy in single device
topologies starting at voltage lower than VDC.
Eind,4 Required stored energy for charging Coss,2.
The associate editor coordinating the review of this manuscript and
approving it for publication was Francesco Della Corte .
Eind,5 Total required stored energy in
half-bridge topologies.
Eind,linr,1 Required stored energy in single device
topologies for linear capacitances.
Eind,linr,2 Required stored energy in single device
topologies starting at voltage higher
than VDC for linear capacitances.
Eind,linr,3 Required stored energy in single device
topologies starting at voltage lower
than VDC for linear capacitances.
Eoss Stored energy in the Coss.
Eoss,linr Stored energy in a linear Coss.
ich Channel current.
id Drain current.
idg Drain to gate current.
ids Drain to source current.
Lr Series resonant inductor.
Qgd Stored charge in Cgd.
Qoss Stored charge in Coss.
Vgs,max Maximum induced gate to source voltage
by the Miller feedback effect.
VG,off Turn-off driving voltage.
VOLUME 8, 2020 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/ 116117
M. Escudero et al.: Non-Linear Capacitance of Si SJ MOSFETs in Resonant Zero Voltage Switching Applications
VMiller Miller-Plateau voltage.
Rds,on Drain to source on-state resistance.
Rg Integrated gate resistance.
Rg,off Turn off gate resistance.
Rs Series resistance.
VDC Nominal voltage of the converter’s supply.
Vds Drain to source voltage.
Vend Final supply voltage.
Vstart Initial supply voltage.
Vsupply Converter’s supply voltage.
Vth Gate threshold voltage.
1Eloss,tot Total energy loss in the hard-switched
turn-on transition of a half-bridge.
1Eloss,t,linr Total energy loss in the hard-switched
turn-on transition of a half-bridge for
linear capacitances.
1Eloss,2 Energy lost in the hard-switched charge
of Coss,2.
1Eloss,2,linr Energy lost in the hard-switched charge
of Coss,2 for linear capacitances.
1Esupply,2 Supplied energy for the hard-switched
charge of Coss,2.
1Esupply,2,linr Supplied energy during the hard-switched.
charge of Coss,2 for linear capacitances.
1Q Variation of stored charge.
1Vsupply Variation in the supply voltage.
I. INTRODUCTION
The development of Switched Mode Power Supplies (SMPS)
continuously moves towards improvements in efficiency, vol-
ume and cost, which can be observed in the trend of high
efficiency standards, like the Climate-Savers-Computing Ini-
tiative (CSCI) [1] or the 80 PLUS qualification program [2],
with increasing requirements extending also to light load
operation. The efficiency, volume and cost are parame-
ters of performance closely interdependent in the design of
SMPS [3], [4]. The improvements in one of the parameters
often implies a negative impact in one or, often, several of
the other ones. It is only through new design paradigms or
technology breakthroughs that it is possible to push further
the limits in terms of efficiency, volume, cost or the overall
performance of power converters.
One of the key design paradigms inmodern high-efficiency
SMPS is the reduction or the elimination of the switching
losses in the power semiconductors devices, which has lim-
ited traditionally the maximum switching frequencies and,
consequently, the maximum power density of the converter.
The switching losses can be reduced limiting the overlap of
current and voltage during the switching transitions by one
of these means: turning the switch at Zero Voltage (ZVS),
at Zero Current (ZCS) or a combination of both. The ZVS
turn-on of High Voltage (HV) devices is especially beneficial
because the high amount of energy stored in the parasitic
capacitanceswould be otherwise lost [5]–[7]. The ZVS can be
achieved discharging and charging the parasitic capacitances
in a lossless manner prior to the switching transition.
The charge and discharge of a capacitor can be near lossless
when the energy is transferred from an inductor and such
transfer is not resistively limited. This can be considered true
when the charge and discharge transient is underdamped: the
RC time constant of the circuit is several orders of magnitude
smaller than the time constant of the LC resonance [8], [9].
This property is the key attribute in the so-called resonant and
quasi-resonant converters, all of which comprise at least one
inductor, which charges and discharges the parasitic capac-
itances of the switches in a resonant manner. Apparently,
in some cases a variable series resistance within the output
capacitance of power semiconductor devices may limit resis-
tively its charge and discharge causing additional losses that
will not be analyzed in this work [10].
Commonly used resonant converter topologies may com-
prise one single switching device or several of them, stacked
in pairs and conforming one or several building blocks,
so-called half bridges. Examples of single switch resonant
or quasi-resonant topologies are the fly-back and its vari-
ants [11], and the Critical Conduction Mode (CrCM) [12]
boost converter. For high-power applications are common
two switch topologies, like the Transition Conduction Mode
(TCM) [13] boost converter and the half-bridge LLC [14],
and four switch topologies, like the Phase Shift Full Bridge
(PSFB) [15], [16], the Dual Active Bridge (DAB) [17] and
the full-bridge LLC. The general analysis in this work will
be applied to the two basic scenarios, a single device and
a half-bridge (or stacked devices), which can be conve-
niently extended to any of the above-mentioned topology
examples.
Another key design paradigm in modern high-efficiency
SMPS is the reduction of switching losses by the improve-
ment of the characteristics of the switching device itself.
Silicon (Si) based power switching devices have contin-
uously improved their Figure Of Merit (FOM) becoming
closer and closer to the theoretical limit of the material
itself [18], [19]. Frequently, the improvement of the FOM
implies certain side effects on the device characteristics, e.g.
the distribution of charge in the parasitic capacitance along
the blocking voltage becomes highly non-linear (Fig. 1). The
non-linear distribution of charge in the output capacitance
of modern Super Junction (SJ) MOSFETs allows the total
stored energy to be much less of what would be stored in an
equivalent linear capacitor with the same amount of charge
Coss(tr) (Fig. 2). This divergence requires the definition of an
additional energy related equivalent linear capacitor Coss(er)
(Fig. 3), which would store the same amount of energy
than the non-linear output capacitance of the semiconductor
switch. The equivalent Coss(tr) and Coss(er) (1-4) have been
previously defined in the literature [20] and are commonly
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FIGURE 1. IPP60R170CFD7 (Si), IMZA65R027M1H (SiC) and IGT60R070D1
(GaN) typical output capacitances Coss. Data extracted from the
datasheets of the devices.
FIGURE 2. Si typical stored charge in its Coss and the stored charge in an
equivalent Coss(tr) and an equivalent Coss(er).
FIGURE 3. Si typical stored energy in Coss and the stored energy in an












Moreover, the commercial availability of switching
devices made of Wide Band Gap (WBG) semiconduc-
tor materials promises to bring a considerable leap in
performance in power converters [21]–[23]. Currently,
the most promising technologies are Silicon Carbide (SiC)
MOSFETs and Gallium Nitride (GaN) HEMTs. The devices
made of WBG semiconductors can have parasitic capaci-
tances several orders of magnitude smaller than a Si device
with similar Rds,on. Furthermore, the distribution of charge
along the voltage of currently availableWBG devices is more
linear than the distribution of charge in Si devices (Fig 1).
It can be observed in Fig. 4 and Fig. 5 that the equivalent
Coss(tr) and Coss(er) for SiC and GaN technologies do not
diverge as much as in the Si example.
FIGURE 4. SiC and GaN typical stored charge in its Coss and the stored
charge in an equivalent Coss(tr) and an equivalent Coss(er).
FIGURE 5. SiC and GaN typical stored energy in their Coss and the stored
energy in an equivalent Coss(tr) and in an equivalent Coss(er).
In this work the impact on the performance and design of
resonant converters originated by the absolute stored charge
within the parasitic output capacitance and its distribution
along the voltage excursion is analyzed. This works aims to
bring further insights in the behavior of the power switches’
non-linear capacitances in resonant converters, to extend and
complete the analysis presented in [5] and [20]. Moreover,
this works includes the analysis of single device and half-
bridge device topologies.
For the sake of a meaningful comparison of their output
capacitances, a Si SJ MOSFET (IPP60R170CFD7) [24] is
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compared to a SiC MOSFET (IMZA65R027M1H) [25] with
nearly equal total stored charge, and compared to a GaN
HEMT (IGT60R070D1) [26] of nearly equal total stored
energy. A summary of the main characteristics of the devices
is listed in Table 1. For the sake of simplicity, only the para-
sitic capacitances of the device itself will be considered in the
following analysis: the effects of the packaging, the heat-sink
mounting or the PCB layout will be omitted. In the following,
the compared devices will be referred simply as Si, SiC and
GaN unless otherwise noted.
TABLE 1. Summary of device characteristics.
The rest of this work is organized as follows. In Section II,
the required initial stored energy in the resonant inductor to
achieve full ZVS in single and half-bridge based topologies
is analyzed. In Section III, the impact on the losses of partial
or full hard switching in single and half bridge based topolo-
gies is analyzed. In Section IV, the impact of the parasitic
capacitance characteristics on the dv/dt during hard-switched
turn-off and the impact on the losses of purposely decreasing
the maximum dv/dt is analyzed. In Section V, the analysis is
verified experimentally on a 3.3 kW half-bridge LLC DCDC
converter prototype with nominal 400 V input and wide range
output: 43.5 V – 59.5 V. Finally, in Section V the conclusions
of this work are summarized.
II. ANALYSIS OF ZERO VOLTAGE SWITCHING ENERGIES
A. SINGLE DEVICE TOPOLOGIES
For the sake of generality in the analysis, a single device
resonant converter during the switching transition is repre-
sented by the simplified equivalent circuit in Fig. 6. In this
simplified circuit there is a capacitor C1 that stands for the
equivalent output capacitance Coss of the power switch. The
inductor Lr stands for a discrete auxiliary resonant inductance
or other equivalent inductances in the circuit (e.g. the leakage
of a transformer), which provides the initial energy for the
ZVS transition. An equivalent series resistor Rs stands for all
of the series resistances along the charging and discharging
path.
In its initial state the switch is off or in its blocking state,
and the output capacitor Coss is charged-up to a starting
voltage VDC equal to the voltage in Vsupply. Because the drain
to source voltage Vds equals to the supply voltage VDC, the
circuit is stable and would remain in this state indefinitely
unless there is a certain initial energy Eind in the inductor
that forces the output charge Qoss out of Coss and into Vsupply.
Thanks to that initial energy (Eind) the capacitor Coss would
FIGURE 6. Simplified circuit for the analysis of the resonant discharge of
the output capacitance of the power switch in a single device topology.
be effectively discharged and with zero stored energy (Eoss)
at the end of the transition, enabling a ZVS turn-on. Like a
transfer between two capacitors in series, the total amount of
charge that is transferred corresponds to the initial amount
of charge in the smallest of the capacitors, which is Coss in
this scenario. Because Coss is a non-linear capacitor the total
amount of charge in Coss when it is charged up to a voltage
VDC is referred as Qoss(VDC).
Although less lossy than a purely resistively limited
charging, the resonant charge and discharge of Coss still
causes conductive losses due to the required circulating cur-
rents passing through the circuit and its equivalent series
resistance Rs. Notice that the related conductive losses would
be proportional to the square of the current passing through
the circuit, while the required ZVS current is proportional to
the square root of Eind and inversely proportional to the square
root of the resonant inductor Lr.
Continuing with the simile of the two capacitors in series,
assuming Vsupply to be a linear capacitor, the amount of
energy that is stored in it because of the charge 1Q that
has been transferred from Coss, can be calculated with (5).
Because we can safely assume the capacitance of Vsupply to be
much bigger than the equivalent capacitance of Coss, we can
neglect the variation of voltage 1Vsupply in equation (5) and
simplify the expression into (6).










1Esupply = Qoss (VDC) ·
2·VDC
2
= Qoss (VDC) ·VDC (6)
The energy extracted from Coss during its discharge corre-
sponds to the initial energy that was stored in it at the supply
voltage VDC, which is referred as Eoss(VDC). Because Coss
is a non-linear capacitor, Eoss(VDC) has to be calculated with
equation (3). The energy extracted fromCoss is not lost during
the transition, but transferred to and later stored in Vsupply.
The rest of the energy that is stored in Vsupply has to be
provided by the resonant inductor, and corresponds to the
minimum initial energy required at the start of the transition
for achieving full ZVS (7-8).
Eind,1 = 1Esupply − Eoss (VDC) (7)
Eind,1 = Qoss (VDC) ·VDC − Eoss (VDC) (8)
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In the case of Coss being a linear capacitor, the energy
stored in it can be calculatedwith (9) and the previous formula
can be simplified into (10). In this case, the required energy
results to be equal to the initial energy stored in Coss.








The clear consequence of this analysis is that in single
device resonant topologies the most relevant parameter is the
total stored charge in the output capacitance of the device.
Moreover, the bigger the divergence between the equivalent
charge related capacitance Coss(tr) and energy related capac-
itances Coss(er) the higher the required initial energy in the
inductor (11). Si SJ MOSFETs have the biggest divergence
between the values among the three compared devices. Con-
sequently, while the Si and the SiC devices have very similar
Coss(tr) the initial required energy is nearly twice as much
for the Si device due to the much smaller Eoss(VDC) of the
Si device in comparison to the SiC device. In the case of
GaN, because its output charge Qoss(VDC) is much smaller,
the required initial energy is also much smaller.
Eoss (VDC) < Eoss,linr (VDC)
yields
−→ Eind,1 > Eind,linr,1 (11)
The previous analysis is verified by the calculation of
the required initial energies for achieving ZVS in the three
example devices (Si, SiC and GaN), and the simulation of the
energy distribution in time during the transition, represented
in Fig. 7 and Fig. 8. The drain to source voltage along time
during the transition has been represented in Fig. 9, where it
can be observed that the transition time also depends mostly
on the total stored charge Qoss(VDC). Table 2 summarizes the
results of the simulations, which has been represented in the
previous figures.
FIGURE 7. Si and SiC typical distribution of energies during the resonant
discharge of the Coss.
B. SINGLE DEVICE AT A HIGHER VOLTAGE
In certain topologies, the voltage stored in Coss before the
discharge transition could be higher than the voltage in the
FIGURE 8. GaN typical distribution of energies during the resonant
discharge of the Coss.
FIGURE 9. Si, SiC and GaN typical Vds voltage during the resonant
discharge of Coss.
TABLE 2. Single device summary.
supply VDC. Since the initial voltage in Coss is higher than
the voltage in Vsupply, both capacitors will tend to balance
naturally. If we assume the equivalent capacitance of Vsupply
to be much bigger than the equivalent capacitance of Coss,
the balance voltage will be, for all purposes, equal to VDC.
When the voltages become equal, the total amount of
charge that has been transferred from Coss into Vsupply can
be calculated with (12) and the energy that has been conse-
quently stored in Vsupply can be estimated with equation (13).
The energy that has been extracted from Coss can be cal-
culated with (14). Because the 1Q was stored in Coss at a
higher voltage than VDC, the initial energy in Coss was always
necessarily higher than the energy that has been transferred
into Vsupply. The rest of the energy would have been stored in
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the resonant inductor (15-16).
Q = Qoss (VDC +1V)− Qoss (VDC) (12)
1Esupply = 1Q · VDC (13)
1Eoss = Eoss (VDC +1V)− Eoss (VDC) (14)
1Eind = 1Eoss −1Esupply (15)
1Eoss > 1Esupply
yields
−→ 1Eind > 0 (16)
After both Coss and Vsupply have reached the same
voltage, VDC, the scenario becomes equal to the one analyzed
in the previous section for single device topologies, where the
initial energy required in the inductor is equal to Eind,1(8).
Therefore, the initial energy required at the start of the tran-
sition would be Eind,1 minus the additional 1Eind that has
already been stored in the inductor during the natural balance
of the capacitor voltage (17-19).
Eind,2 = Eind,1 −1Eind (17)
Eind,2 = Qoss (VDC) ·VDC +1Q · VDC − Eoss (VDC +1V )
(18)
Eind,2 = Qoss (VDC +1V ) ·VDC − Eoss (VDC +1V) (19)
Because of this, the higher the initial difference between
the voltages the lower the required initial stored energy in the
resonant inductor. The turning point is the one where
the initial required energy in the inductor Eind,2 equals




−→ Qoss (VDC+1V ) · VDC=Eoss (VDC+1V)
(20)
For a linear capacitor, the previous expression (20)
can be simplified into the well-known condition that the
starting voltage should be at least twice of the supply
voltage VDC (21-23).












−→ 1V = VDC (23)
For modern Si SJ MOSFETs the variation in stored
energy at high voltages is comparatively smaller than in
a charge equivalent linear capacitor Coss(tr). Consequently,
the decrease on the required starting energy in the inductor
at starting voltages higher than the supply is comparatively
smaller than in the SiC or GaN example devices. Practi-
cally, without additional stored energy in the inductor the
full ZVS range is very much constrained (e.g. CrCM boost
converter). Another side effect of the same phenomena is that
a small amount of residual energy in the parasitic inductances
during the charge of the Coss potentially induces a higher
Vds overshoot in Si SJ switches than in an equivalent linear
Coss(tr) capacitance. This effect makes this technology less
suited for applications like synchronous rectification [27].
The required initial energy in the inductor for different start-
ing voltages and a VDC equal to 200 V has been calculated for
the three example devices (Si, SiC and GaN) and represented
in Fig. 10.
FIGURE 10. Si, SiC and GaN typical additional required energy for
discharge of Coss for different initial Vds voltages when the supply
voltage is 200 V.
The previous analysis is verified by the calculation of
the required initial energies for achieving ZVS in the three
example devices (Si, SiC and GaN), and the simulation of
the energy distribution in time during the transition, which is
represented in Fig. 11 and Fig. 12. For the simulated examples
in Fig. 11 and Fig. 12 the starting voltage in Coss was 400 V
and the Vsupply voltage was half of it (200 V). Table 3 makes
a summary of the results in the previously stated
conditions.
FIGURE 11. Si and SiC typical distribution of energy during the discharge
of the Coss with starting voltage equal to 400 V and VDC voltage equal
to 200 V.
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FIGURE 12. SiC and GaN typical distribution of energy during the
discharge of the Coss with starting voltage equal to 400 V and VDC voltage
equal to 200 V.
TABLE 3. Single device at a higher voltage summary.
C. SINGLE DEVICE AT A LOWER VOLTAGE
For completeness, the required energy for the discharge
of Coss when its initial voltage is lower than VDC is ana-
lyzed in this section. The remaining charge in Coss will be
transferred into Vsupply, which yields a net energy variation
in Vsupply that can be estimated by (24). The energy extracted
from Coss can be calculated with equation (25). The required
initial energy in the inductor at the start of the transitions
equals to the difference between the stored and the extracted
energies, which can be calculated with equations (26-27).
1Esupply = Qoss (VDC −1V ) · VDC (24)




Eind,3 = 1Esupply − Eoss (VDC −1V ) (26)
Eind,3 = Qoss (VDC −1V )
·VDC − Eoss (VDC −1V) (27)
For an equivalent charge related linear capacitor Coss(tr)
the stored energy can be alternatively calculated with (28),
whereas the expression in (27) can be simplified into (29-30).
In this scenario, the energy required is equal to the energy
initially stored in Coss.
Eoss,linr (VDC −1V)

















Like in the other two previous scenarios for single device
topologies, the non-linear distribution of charge in the output
capacitance of Si SJ devices requires comparatively more
initial energy stored in the inductor than SiC or GaN for
achieving full ZVS. The results of the analysis were already
represented in Fig. 10 for a supply voltageVDC equal to 200V
and starting Vds voltages lower than 200 V. Table 4 makes a
summary of the results for an alternative scenario where VDC
equals 400 V and the starting Vds equals half of it (200 V).
TABLE 4. Single device at a lower voltage summary.
D. HALF-BRIDGE TOPOLOGIES
For the sake of generality in the analysis, a half-bridge in
a resonant or quasi-resonant converter during the switching
transition is represented by the simplified equivalent circuit
in Fig. 13. In the simplified circuit there is a capacitor C2 that
stands for the output capacitance Coss,2 of the device which
is turning-off. The capacitor C1 stands for the output capaci-
tance Coss,1 of the device which is turning-on. The inductor Lr
is connected to the mid-point of the half-bridge and stands for
an equivalent resonant inductance that provides the required
energy for the ZVS transition. The equivalent series resistor
Rs stands for all of the parasitic series resistances along the
charging and discharging path.
FIGURE 13. Simplified equivalent circuit for the analysis of the required
initial energy to achieve ZVS in a half bridge configuration.
In this scenario, the output capacitance Coss,1 of the device
that is turning-on is discharged towards the supply Vsupply
just like in the single device topology example. However,
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the output capacitance Coss,2 of the device that is turning-off
is being charged up to the supply voltage from the resonant
inductor. Because the conduction path for the discharge of
the Coss,1 and the conduction path for the charge of Coss,2
closes around different paths, the energy required for each
of the transitions can be analyzed separately and later joined
together to get the complete result. Notice that the analysis of
the discharging transition of Coss,1 is equivalent to the single
device scenario analyzed in the previous section.
The previous analysis for single device topologies can also
be applied for the charge of the capacitance Coss,2 in Fig. 13.
The supply voltage in Vsupply is assumed equal to zero,
which is effectively a short circuit. Substituting the values
in equation (8) and taking into account the inverted polarity
of voltages yields the well-known expression in (31). Alter-
natively, a more simple analysis methodology for the charge
of Coss,2 would be based on the balance of energies. All the
energy stored in the inductor at the start of the transition
would be moved and stored without loss into Coss,2, which
comprehensively yields as well to the expression in (31).
Eind,4 = Qoss (−VDC)·0−Eoss (−VDC)=Eoss (VDC) (31)
To the result previously obtained in equation (8) has to be
added the result of equation (31) accounting for the addi-
tionally required charge of Coss,2 and resulting in a single
expression which can be used to calculate the minimum
required inductor energy to reach ZVS in a half-bridge (32).
For simplicity in the analysis, both stacked devices and their
capacitances have been considered to be equal.
Eind,5 = Eind,1 + Eind,4 = Qoss (VDC) ·VDC (32)
The consequence of the analysis is that in stacked devices
topologies the required initial energy to achieve ZVS is inde-
pendent of the stored energy Eoss(VDC) and depends exclu-
sively on the stored charge Qoss(VDC) and the supply voltage
of the system VDC. Unlike in the previous single device
topology scenario, the non-linear distribution of charge in Si
does not have a drawback on the ZVS range compared to
other devices with an equivalent Coss(tr).
On the other hand, the Rds,on of a SiC or GaN device with
an equivalent Coss(tr) is smaller than the Rds,on of the Si, which
potentially decreases the conduction losses and improves the
overall performance of the system. Therefore, the optimum
results in the replacement of a Si device with a specific Rds,on
by a SiC or GaN device with a similar or equal Rds,on requires
to redesign the converter taking into account the reduced
ZVS energy requirements. A simple one to one Rds,on based
replacement would not take full advantage of the potential
reduction in circulating currents and the overall benefits of
the improved semiconductor technology characteristics.
The previous analysis is verified by the calculation of the
required initial energies for achieving ZVS with the three
example devices (Si, SiC and GaN), and the simulation of the
energy distribution in time during the transition, represented
in Fig. 14 and Fig. 15. The drain to source voltage along time
during the transition has been represented in Fig. 16, where
FIGURE 14. Si and SiC typical distribution of energy during the discharge
of Coss,1 and the charge of Coss,2.
FIGURE 15. GaN typical distribution of energy during the discharge of
Coss,1 and the charge of Coss,2.
FIGURE 16. Si, SiC and GaN typical Vds voltage during the resonant
discharge of Coss,1 and the resonant charge of Coss,2.
it can be observed that the total transition time also depends
mostly on the total stored chargeQoss(VDC), similar for Si and
SiC but much smaller for GaN. Table 5 makes a summary of
the results represented in the previously stated figures.
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TABLE 5. Half-bridge summary.
III. HARD SWITCHED TURN-ON LOSSES
A. SINGLE DEVICE TOPOLOGIES
The conclusions extracted from the analysis in the previous
sections are valid whenever full ZVS is ensured in all the
operating conditions of interest of the resonant converter.
However, it is not always possible or necessarily better per-
forming a converter designed to operate in full ZVS in all
conditions. Depending on the balance of switching to con-
duction losses in a specific design, it could be more effective
to allow partial ZVS (or partial hard-switching). The impact
of partial ZVS, and the non-linear stored charge distribution
along the voltage in Coss in the event of partial ZVS will be
analyzed in this section.
In single device topologies it is only necessary to con-
sider the remaining stored energy Eoss(1V) at the volt-
age 1V at which the device turns-on under partial or full
hard-switching [5]. That remaining energy will be dissi-
pated within the device itself. In this scenario, the switching
losses of Si compared to the other two devices would be
bigger or smaller depending on the hard-switched voltage.
In Fig. 17 can be observed that the Si device is superior to
an equivalent Coss(tr) SiC device in the range between 75 V
and 400 V (VDC). More noticeably, it can be observed in
Fig. 17 that the Si device is superior to a similar Coss(er)
GaN device in the voltage range between 175 V and 375 V.
However, the Si device performs worse than the other
two devices in partial or full hard-switching out of those
ranges. Fig. 18 represents the comparative increment of losses
FIGURE 17. Si, SiC and GaN calculated typical hard-switching losses at
different Vds voltages and comparative loss between the Si and the SiC
and GaN devices.
FIGURE 18. Calculated comparative increase of losses for the
hard-switching of the Si, SiC and GaN devices at 22 V and different
switching frequencies.
between Si and the other two devices while hard-switching
them at 22 V and at different frequencies.
Consequently, the non-linear distribution of charge in Si
output capacitance Coss could be theoretically advantageous
to other equivalent Coss(tr) devices and/or Coss(er) devices
when partial ZVS occurs within a defined voltage range.
However, in practice, for a decreasing initial inductor energy,
Si would perform initially worse until the remaining Eoss of
SiC and GaN goes beyond the remaining Eoss of Si (Fig. 19).
Table 6 makes a summary of the results in a scenario with low
initial Eind, which is enough for GaN to achieve full ZVS but
causes SiC to present more switching losses than Si.
FIGURE 19. Calculated comparative increase of loss for the
hard-switching of the Si, SiC and GaN devices with different starting
energies in the resonant inductor.
TABLE 6. Single device hard-switched summary.
B. HALF-BRIDGE TOPOLOGIES
In the event of partial or full hard-switching in the stacked
configuration in Fig. 13, the device which is hard-switched
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turned-on (Q1 in this analysis) dissipates within itself the
remaining stored energy in its output capacitance Eoss(1V),
similarly to the single device scenario. However, in a
half-bridge configuration, in the event of partial or full
hard-switching the capacitance which was being charged
(Coss,2), completes its charge resistively.
The energy that is extracted from the supply during the
resistive charge of Coss,2 can be calculated with (33), whereas
the energy stored into Coss,2 can be calculated with (34-35).
The difference between the supplied and the stored
energy (36) corresponds to the energy that has been dissipated
within the series resistances in the charging path Rs, mostly
in the channel of the opposing device Q1.
1Esupply,2 = (Qoss (VDC)−Qoss (VDC−1V )) · VDC (33)




v · Coss (v)dv (35)
1Eloss,2 = 1Esupply,2 −1Eoss,2 (36)
The total loss in the event of partial or full hard-switched
turn-on in a half-bridge is the sum of the loss within the
switching device Q1 plus the loss caused by the completion
of the charge of the opposing device Q2 (37).
1Eloss,tot = 1Eloss,2 + Eoss,1 (1V ) (37)
In the case of a linear capacitor the stored energy
1Eoss,2 calculated in (35) can be simplified into (38-40).
Whereas the energy extracted from the supply can be fur-
ther simplified into (41), and the expression for the dissi-



























1Eloss,2,linr = 1Esupply,2,linr −1Eoss,2,linr (42)




The total loss in the event of partial or full hard-switched
turn-on in a half-bridge with linear capacitances Coss(tr)
results in the expression in (44). Therefore, when partial ZVS
occurs within certain voltage range the non-linear distribution
of charge in the Si output capacitance Coss is theoretically
advantageous with regard to other equivalent Coss(tr) devices
or equivalent Coss(er) devices (Fig. 20 and Fig. 21). However,
the required resonant energy to reach a certain switching
voltage is very distinct. Consequently, for a certain available
resonant energy the switching losses are directly related to
the equivalent Coss(tr), which has been represented in Fig. 22,
FIGURE 20. Si, SiC and GaN calculated typical half bridge hard-switching
loss at different Q1 turn-on voltages.
FIGURE 21. SiC and GaN calculated typical half bridge hard-switching
loss at different Q1 turn-on voltages.
TABLE 7. Half-bridge hard-switched summary.
where the SiC and GaN devices outperform the Si device in
all the energy range.Moreover, notice how the total switching
loss of Si increases dramatically near the end of the supply
rangeVDC becausemost of the charge in Coss,2 is stored under
a Vds of 22 V.
1Eloss,t,linr = Coss(tr) · (1V)2 (44)
Table 7 makes a summary of the results in Fig. 22 in a
scenario with low initial Eind, which is not enough for any
of the devices to achieve full ZVS.
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FIGURE 22. Si, SiC and GaN calculated typical half bridge hard-switching
loss for different starting energies in the resonant inductor.
C. MILLER FEEDBACK EFFECT
The charge of the gate to drain capacitance Cgd, which is part
of Coss, causes the injection of current into the gate to source
capacitance Cgs and into the gate-driving path. Depending on
the rising slope of the drain voltage, the ratio of the capac-
itance values and the impedance of the gate-driving path,
it could happen that the device turns-on unexpectedly by the
so-calledMiller feedback effect. The phenomena could occur
during the turn-off transition, effectively delaying the turn-
off and increasing the switching losses, or during the hard-
switching turn-on of the opposing device, causing a short
circuit of the half-bridge that may destroy the devices. This
mechanism is frequently confused with hard-commutation,
which could also cause the failure of the devices by other
means [28], [29].
Applying a similar analysis to one in the previous sections
for the charge of two capacitors in series, we can stablish
criteria for the minimum prerequisites for theMiller feedback
induced turn-on to occur. The worst possible scenario is
where all the charge in Cgd (Qgd(VDC) in equation (45))
is transferred into Cgs fast enough that negligible voltage is
discharged through the gate driving path. The induced voltage
raise in Cgs (which is approximately equal to Ciss) should
reach at least the threshold voltage of the device Vth for the
feedback induced turn-on to occur (46). With the parameters
in Table 1, it can be calculated that for the Si device the
Vgs,max would be 2.63 V, well under its threshold, whereas
for the SiC device is 5.77 V and for the GaN device is 5.47 V,









IV. HARD SWITCHED TURN-OFF LOSSES
A contribution to the switching losses that is frequently
neglected in resonant ZVS topologies is the one caused
by the hard-switched turn-off transition. In resonant
ZVS topologies, in spite of the devices turning-on under
ZVS conditions, the prior turn-off necessarily happens in
hard-switching. However, it is true that hard-switching turn-
off losses can be significatively lower than the hard-switched
turn-on losses, and that whenever the device turns-off fast
enough the losses are in fact negligible. In this section,
we analyze the conditions for a fast and near lossless turn-off
and the consequences of a slow or delayed turn-off.
The dv/dt during a resonant turn-off transition is given
by the available resonant current and the size of the out-
put capacitances of the semiconductor device. The output
capacitance Coss of the semiconductor power switch can be
split conveniently into the equivalent drain to source capac-
itance Cds and the gate to drain capacitance Cgd. While the
drain voltage raises, both capacitances are charged simulta-
neously, but through different paths. Whenever the dv/dt is
limited by the Cgd charging path, the turn-off of the device
is slowed down, and the channel carries part of the resonant
current, which is therefore not fully stored in Coss (47-50).
Moreover, the overlap of current and voltage during a slowed










id (t) = ich (t)+ idg (t)+ ids(t) (48)
ich (t) = 0
yields










The maximum gate current idg(t) capability depends on
the driver’s turn-off path total impedance Rg,off, the off-state
driving voltage VG,off and the voltage at the gate during
the voltage transition (VMiller or approximately Vth when
the channel does not conduct) (51). We can substitute (51)
in (50) and simplifiy it into (52) assuming the driver turn-off
voltage to be zero, which is the most frequent case for the
devices in this comparison. The expression (52) summarizes
the condition for a lossless resonant turn-off. Notice that
Cds(v) and Cdg(v) are a function of the voltage. Moreover,
the condition is a function of the drain current id(t), which is
load dependent in most of the converters. From the previous
analysis it can be concluded that the fast turn-off range can
be extended by several means: decreasing Rg,off, increasing
Vth of the device, or increasing the ratio of Cds(v) to Cdg(v)











id (t) · Rg,off
Vth
− 1 (52)
The previous analysis is verified by the simulation of the
slow turn-off losses in the three example devices (Si, SiC and
GaN) and represented in Fig. 23 and Fig. 24. Whereas all the
devices in the simulated examples are turning-off with the
same resonant current of 12 A, the driving impedance has
been adjusted for all of them to cause the same amount of total
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FIGURE 23. Si and SiC calculated typical hard-switched turn-off slowed
down by the gate impedance. Si: Rg,off = 10.9  (value of the
embedded Rg) and 12A turn-off current. SiC: Rg,off = 19  (including
embedded Rg) and 12A turn-off current.
FIGURE 24. SiC and GaN calculated typical hard-switched turn-off slowed
down by the gate impedance. SiC and GaN: Rg,off = 19  (including
embedded Rg) and 12 A turn-off current.
loss (Eloss,tot). Notice, however, that the driving impedance
for the Si device already accounts for the integrated resis-
tance and cannot be further decreased, whereas the driving
impedance of the SiC and GaN devices has been increased
with additional external resistances.
On the other hand, it is sometimes desirable to slow down
the maximum dv/dt during the switching transitions in certain
applications or due to EMI constraints [30]. The dv/dt can
be controlled limiting the charge of Cgd at the expense of the
additional switching losses. Fig. 25 represented the switching
losses while limiting the maximum dv/dt for the three devices
in the comparison (Si, SiC and GaN). It can be observed
that, whereas the non-linearity of Si causes extremely high
maximum dv/dt, the SiC device is very well suited for low
dv/dt applications because its capacitances are quasi-linear
and relatively big in comparison to GaN. Table 8 makes a
summary of the results of the required conditions for achiev-
ing similar turn-off losses with the same initial current and
voltage in the three analyzed devices.
FIGURE 25. Slow turn-off with limited dv/dt. Calculated total time of the
transition and switching losses for the three different capacitance
profiles.
FIGURE 26. Prototype of the 3.3 kW LLC resonant converter
(EVAL_3K3W_LLC_HB_CFD7) [31].
V. EXPERIMENTAL
A 3300W LLC DCDC converter [31] (Fig. 26) was designed
and built with the specifications given in Table 9 to test the
analysis and guidelines presented in this work. The Si device
IPW60R031CFD7 in Table 10 was mounted for its test in the
primary side HV half-bridge of the converter. The control
was implemented with XMCTM 4200 ARM R© Cortex R©-
M4 microcontroller from Infineon Technologies AG. The
equivalent simplified circuit of the prototype corresponds to
the one in Figure 13. A complete schematic can be found
in [31].
Because of the wide input and wide output range require-
ments of the prototype the circulating currents are relatively
high and the converter switches in full ZVS along most of its
operating range. In Fig. 27 the characteristic change of slope
in the drain voltage caused by the non-linear capacitance of Si
can be observed. Notice in Fig. 27 a slight evidence of Miller
plateau that can be identified during the turn-on because of
a slightly short dead-time. In Fig. 28 illustrates the lossless
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TABLE 8. Hard-switched turn-off loss summary.
TABLE 9. Key parameters of prototype.
TABLE 10. Summary of device characteristics.
FIGURE 27. ZVS turn-on in the LLC 3.3 kW converter switching at its
resonant frequency. VDS,SR corresponds the drain voltage of one of the
secondary side’s rectification devices.
turn-off transition while the converter operates slightly above
resonance. Notice in Fig. 28 the Miller plateau at a voltage
near the threshold during the resonant charge of Coss.
FIGURE 28. Fast and lossless hard-switched turn-off in the LLC 3.3 kW
switching above its resonant frequency.
FIGURE 29. Partial ZVS turn-on in the LLC 3.3 kW converter operating at
light load and switching far above its resonant frequency.
FIGURE 30. High current hard-switched turn-off transitions in the LLC
3.3 kW. The high resonant current causes high dv/dt and di/dt within the
commutation loop.
In the LLC topology, at light loads and low output voltages
the relation between the switching frequency and the gain of
the converter becomes non-monotonic. This effect is caused
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by the parasitic capacitances of the transformer and the sec-
ondary side rectifiers [14]. In these operating conditions, the
switching frequency of the converter increases to maintain
the regulation, while the resonant current and the available
energy for the ZVS transition decreases. In Fig. 29 the partial
hard-switching when the converter’s frequency raises up to
130 kHz can be observed. As previously analyzed, the switch-
ing losses of the Si device would be higher than an equivalent
Coss(tr) SiC device in this very same condition. Furthermore,
a SiC or GaN device of equivalent Rds,on will be still capable
by far of achieving full ZVS.
During the start-up, at high loads and low voltages the con-
verter operates switching off relatively high currents. In these
conditions the switching losses could increase significatively
if the turn-off transition is limited by the driving path. More-
over, because of the high resonant currents, the dv/dt and di/dt
within the commutation loop increase, causing the voltage
ringing in Fig. 30. However, the speed of the transition can
be controlled by the impedance of the driving path Rg,off or
by adding a capacitance in parallel to Cds.
VI. CONCLUSION
The parasitic capacitances of modern Si SJ MOSFETs are
characterized by its non-linearity. At high voltages the total
stored energy Eoss(VDC) in the output capacitance Coss(v),
differs substantially from the energy in an equivalent linear
capacitor Coss(tr) that stores the same amount of charge. That
difference requires the definition of an additional equivalent
linear capacitor Coss(er) that stores the same amount energy
at a specific voltage. However, the parasitic capacitances of
current SiC and GaN devices have a more linear distribution
of charge along the voltage. Moreover, the equivalent Coss(tr)
and Coss(er) of SiC and GaN devices is smaller than the ones
of a Si device with a similar Rds,on.
In this work the impact of the non-linear distribution of
charge in the output capacitance of modern Si devices on
the performance and requirements for the design of resonant
ZVS converters has been analyzed. Furthermore, the non-
linear capacitance of Si has been compared to the quasi-linear
capacitance of a SiC device of equivalent time related out-
put capacitance Coss(tr), and compared to the quasi-linear
capacitance of a GaN device of similar energy related output
capacitance Coss(er). The advantages and disadvantages of
each of the alternatives have been analyzed for single device
and half-bridge based topologies, as well as in full ZVS and
partial or full hard-switching operating conditions.
In half-bridge topologies the required energy to achieve
full ZVS depends exclusively on the total output stored charge
Qoss(VDC) and the supply voltage VDC, whereas in single
device topologies the required energy is further increased by
a relatively smaller Eoss(VDC). In summary, in the full ZVS
scenario, the equivalent SiC and the GaN devices are superior
to the Si device in single device and half bridge topologies.
In partial hard-switching turn-on, within certain hard-
switching turn-on voltage, the losses of the Si device could
be lower than the switching losses of the equivalent Coss(tr)
SiC or the equivalent Coss(er) GaN device. However, for a
certain energy in the resonant inductor the switching voltage
of the SiC or the GaN devices is much lower. Moreover,
the Si advantage window dramatically diminishes when is
compared to equivalent Rds,on SiC or GaN devices.
Overall, this work demonstrates that a meaningful one-to-
one replacement of devices without a redesign of the con-
verter would be among devices with an equivalent Coss(tr).
Moreover, to fully unleash the potential improvement in the
overall performance of the converter while replacing a Si
device by an equivalent Rds,on SiC or GaN device requires
the redesign of the resonant ZVS converter accounting for
the reduced ZVS energy requirements. Finally, a highly effi-
cient 3300 W DCDC LLC resonant converter prototype was
designed and built to demonstrate the validity of the analysis.
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